Moreover, it’s capable of inter processor communications in a multi‐master system. A serial clock line (SCK) synchronizes shifting and sampling of information on four serial data lines. In the Single ...